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Abstract—In emerging design methodologies for analog 
integrated circuits, the use of performance trade-off fronts, also 
known as Pareto fronts, is a keystone to overcome the limitations 
of the traditional top-down methodologies. However, most 
techniques reported so far to generate the front neglect the effect 
of the surrounding circuitry (such as the output load impedance) 
on the Pareto-front, thereby making it only valid for the context 
where the front was generated. This strongly limits its use in 
hierarchical analog synthesis because of the heavy dependence of 
key performances on the surrounding circuitry, but, more 
importantly, because this circuitry remains unknown until the 
synthesis process. We will address this problem by proposing a 
new technique to generate the trade-off fronts that is independent 
of the load that the circuit has to drive. This idea is exploited for 
a commonly used circuit, the operational amplifier, and 
experimental results show that this is a promising approach to 
solve the issue. 
Keywords - Analog synthesis; Multi-objective optimization; 
Pareto-optimal fronts; Hierarchical synthesis. 
 
I. INTRODUCTION 
Analog integrated circuits still lag behind in comparison to 
their digital counterpart in terms of Electronic Design 
Automation. Beyond any single reason, the inherent 
complexity of designing the simplest of the analog systems (the 
many non-ideal effects, the larger sensitivity to noise, etc.) has 
hindered the same pace of evolution in systematic design 
methodologies.  
A hot topic in this sense is the systematization of 
hierarchical design of analog circuits. This process begins with 
the system requirements and ends at the device level, with the 
specification of transistor sizes, values of all passive devices, 
and so on. The facts that most building blocks in any analog 
hierarchy feature a multi-dimensional space of performance 
characteristics and that the mapping between design objectives 
(or performances) and design variables (like the W and L of a 
transistor) is an involved problem, make analog hierarchical 
synthesis a very complex problem. 
Traditionally, this problem has been addressed by using a top-
down design approach [1], where the system is hierarchically 
decomposed in different sub-system building blocks, down to 
the device level. At each hierarchical level, an appropriate 
architecture is selected for each block and its specifications are 
transmitted into a sub-set of specifications for each of the sub-
blocks. The top-down specification transmission process ends 
up when the device level is reached, i.e., specification 
transmission at that level implies obtaining device sizes. 
However, this approach has two important flaws: first, it 
does not guarantee the feasibility of the building blocks (as 
their requirements are being derived in the specification 
transmission process) since it is unknown if these requirements 
are realizable or not at lower hierarchical levels; second, there 
are not accurate estimates of power consumption and area 
occupation at the beginning of the specification transmission 
process (at any intermediate hierarchical level) since these two 
figures depend also on low-level details, not known at this 
early stage of the design. 
In the recently proposed multi-objective bottom-up 
(MOBU) approach [2], the hierarchy is handled in a bottom-
up-first way by means of the concept of Pareto-optimal front 
(POF), a promising resource to palliate the drawbacks of 
traditional top-down design methodologies [3][4][5]. A POF is 
the set of different instances or designs (e.g., different sizing) 
of a circuit block that best characterizes the trade-offs between 
competing performances, like power vs. speed. Generating the 
POF is a multi-objective optimization problem, typically 
solved by a population-based optimization algorithm, coupled 
to a performance evaluator (such as an electrical simulator). 
POF generation typically involves many thousands of 
simulations and, hence, quite long computation times. The 
ultimate potential of the POF concept is that, once generated, it 
could be used wherever and whenever necessary, that is, in any 
synthesis problem involving such building blocks. Notice that 
the front establishes fully defined, bi-univocal relations 
between performances and device sizes. In this way, it is in 
principle possible to hierarchically compose all the building 
blocks’s trade-off fronts to obtain the complete trade-off front 
of an analog system. Then, mapping the systems requirements 
becomes a rapid, straightforward process, where, both 
feasibility and accurate estimates are guaranteed. 
However, there still lies a fundamental issue: that the 
ultimate value of many commonly used performance 
characteristics of analog circuits do not only depend on the 
block itself, but on its surrounding circuitry. That is, the 
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generated Pareto-front depends on the context where the analog 
building block is being used. Consider, for instance, the load 
impedance that a typical analog block such as the operational 
amplifier has to drive. For instance, if the operational amplifier 
is required to have a dc gain of 50dB when a 5kΩ-load is at its 
output and the Pareto front was obtained with a 100kΩ-load, 
then the selected designs may turn useless, possibly because 
their output impedances are much larger than 5kΩ. This same 
situation arises in hierarchical synthesis, because, as said 
above, the surrounding circuitry of the building block is 
unknown (and so is the load impedance). It is essential to stress 
the importance of this fact, because the use of POFs to solve 
the issues of top-down design and improve the systematic 
design of analog circuits is heavily compromised by this 
limitation.  
In the application of the MOBU methodology to a real-life 
desi
ronts of 
ana
imal fronts and the 
com
II. GENERATION OF PARETO-OPTIMAL FRONTS  
of a 
circ
gn problem, a ΔΣ A/D converter [6], the problems with the 
surrounding circuitry have been circumvented by selecting 
only those designs from the Pareto fronts of the different 
building blocks that meet certain constraints: for instance, that 
the output impedance of the DAC block is higher than the 
output resistance of the corresponding integrator, or that the 
first non-dominant pole of the output impedance of the DAC is 
significantly higher than the integrator gain-bandwidth product. 
The problem is that this is an ad-hoc solution, that overly 
constrains the design problem and limits the effectiveness of 
POF-based synthesis as only a small fraction of designs of the 
POF are eventually used (imposing the above described 
constraints leads to an important reduction in the number of 
valid solutions for the converter, for which there initially were 
over a hundred valid designs for each building block). 
Our proposed approach is to generate Pareto f
log circuits that circumvent the dependence with the 
surrounding circuitry. In this paper, we develop this approach 
for operational amplifiers, for which a methodology to 
transform the POF of small-signal characteristics among 
arbitrary load conditions is introduced 
Section II describes Pareto-opt
putational techniques for obtaining them. Section III 
introduces the generation of POFs independently of the 
surrounding circuitry. Section IV is devoted to discuss different 
strategies for the application of these POFs, mainly to 
hierarchical synthesis problems. Finally, conclusions are 
presented in Section V. 
Generation of the POF for the selected performances 
uit block can be posed as a multi-objective optimization 
problem. This problem is formulated by maximizing or 
minimizing, simultaneously, a set of b design objectives, 
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Figure 1 for a two performance front.  
The computation of the Pareto front is typically efficiently 
and accurately done by using multi-objective evolutionary 
s [7], coupled to an ele
ated i it. Th
ted set of the entire feasible search space is 
ctrical simulator (e.g., 
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PICE). These algorithms start with a random population of 
individuals that, after being evaluated by the electrical 
simulator, is modified in such a way that after n iterations 
(called generations) a population of non-dominated individuals 
is obtained, the Pareto-optimal front. Being of stochastic 
nature, the computational cost due to the high number of 
required fitness evaluations (circuit simulations) is the main 
drawback of these algorithms [8]. Efficiency, convergence to 
the true POF, and diversity of solutions are areas of intense and 
current research. An example is the definition of new quality 
evaluation metrics suitable to analog design problems proposed 
in [9].  
Figure 1. Illustrating the Pareto-optimal front concept for a two-
dimensional front. 
1  This formulation is valid for minimization problems. A simple 
change of sign applies for maximization. 
In order to illustrate the potentiality of POFs, let us consider 
the Miller operational amplifier depicted in , for which 
the performances of interest are: dc gain,
Figure 2
0A , unity-gain 
frequency, uf , phase margin, PM, and output impedance, oZ . 
The optimization process aims at maximizing the first three 
performances ( 0A , uf  and PM) and minimizing oZ . Some of 
these performances depend on the load conditions, so when the 
POF for this block is generated, a load will be included in the 
evaluation of the individuals of the POF. The design variables 
in this case are the width and length of the transistors, plus the 
bias current and the compensation capacitor. Different 
constraints are imposed to the problem in order to obtain 
correct and useful sized circuits; for example, dc gain is set to 
be larger than 20dB, and phase margin 90 . The 
POF with a capacitive load of 1pF was generated by coupling 
the electrical simulator HSPICE to the multi-objective 
evolutionary optimization algorithm NSGAII 
º 10º>PM>
[10]. The 
population size and number of generations were 1500 and 150, 
respectively. Generation of this POF took about 1 hour 36 
minutes of CPU time on a 2.2 GHz processor. The result is 
obviously 1500 sample points of the 4-dimensional POF. For 
illustration purposes,  shows the projections of the 
1500 points of this 4-dimensional hypersurface on the dc gain 
vs. unity-gain frequency plane, on the phase margin vs. unity-
gain-frequency plane, and on the dc gain vs. output impedance 
plane. Each of these points represents a sized circuit showing 
the best trade-offs among the four performances considered. 
Figure 3
III. LOAD-INDEPENDENT PARETO-OPTIMAL FRONTS 
A. POF Generation Methodogy 
Let us consider the same amplifier and the same 
performances used in Section II. As already mentioned, some 
of these performances depend on the load conditions. However, 
the load conditions are not known until the synthesis process is 
being performed, that is, until any other circuitry around the 
amplifier is known. Since the POF generation process is a 
computationally expensive process, the objective of our 
research is to generate trade-off information a priori and easily 
and efficiently transform this information into the POFs of 
performances ( 0A , uf , PM, and oZ ) when the load conditions 
are known. 
The operational amplifier can be considered a two-port, like 
that shown in Figure 4. Voltage v1 and current i1 represent the 
differential input voltage and current respectively.  Voltage v2 
and current i2 represent the output voltage and current 
respectively (in case of single output) and the differential 
output voltage and current (in case of fully differential 
amplifier). As we need a load-independent characterization of 
the amplifier, we may consider, a priori, any matrix 
characterization of two-ports [11]. However, the two-port 
matrix parameters must be selected intelligently, according to 
the performances of interest of the block. Let us consider the 
hybrid-2 parameters [11] to characterize the two-port: 
Figure 3. Projections of the POF generated by the multiobjective 
optimization algorithm for a capacitive load of 1pF. 
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Figure 4. Two-port with arbitrary load. 
Figure 2. Miller operational amplifier used in this work. 
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In this equation, parameter  represents the input 
impedance,  is the inverse current gain,  represents the 
voltage gain of the amplifier without any load and 
11h′
12h′ 21h′
22h′  is the 
output impedance. The voltage gain and output impedance 
when a certain load LZ is added can be obtained from (2) and 
the constitutive equation: 
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Equation (4) allows to obtain the hybrid-2 parameters 21h′  
and from the voltage gain, 22h′ ( )vA s , and output 
impedance, ( )oZ s , for some known load conditions, and vice 
versa, obtain the voltage gain ( )vA s and output 
impedance ( )oZ s
22′
for some load from the hybrid-2 parameters 
 and . Moreover, a particular case is that in which 
. In this case,  and  are identical to 
21h′
LZ
h
→ ∞ 21h′ 22h′ ( )vA s and 
(o )Z s , respectively.  This is the key to developing the POF 
generation and transformation methodology that is proposed in 
this paper to transform a POF for some known loading 
conditions to arbitrary new loading conditions. 
Let us assume that we wish to generate the POF for the 
output impedance, dc voltage gain, unity-gain frequency, and 
phase margin for some arbitrary loading conditions. The 
generation methodology proceeds as follows: 
1) Generate the POF of the performances of interest for 
some known loading conditions by using a multi-objective 
optimization algorithm with a nested electrical simulator as 
performance evaluator. 
2) For each sample or individual of this POF, store pole and 
zero locations of the output impedance ( )oZ s  and the voltage 
gain ( )vA s , both being frequency dependent functions. This 
information can be retrieved from common electrical 
simulators. If this information is not available, a reduced two-
pole model can be easily extracted from the dc gain, unity-gain 
frequency, and phase margin values. 
3) Use equation (4) to extract the hybrid parameters 21( )h s′  
and  for each sample. Notice that, from basic circuit 
theory, the poles of  and  are identical. 
22 ( )h s′
21( )h s′ 22 ( )h s′
4) Apply equation (4) to obtain the voltage gain for the new 
arbitrary loading conditions (new ( )LZ s ) from the previously 
calculated hybrid parameters. 
5) Obtain the performance parameters dc gain, unity-gain 
frequency, phase margin, and output impedance by simple 
processing of the network functions. 
Notice that this procedure can be applied to any initial 
known loading conditions. This includes the case in which the 
POFs are generated for the circuit without any load. In this 
case, steps 2 and 3 are unified in a single step. 
The first step of this methodology has the heaviest 
computational effort by far, but notice that the results of step 3 
are independent of the application, i.e., independent of the final 
loading conditions. Therefore, the first three steps can be 
performed beforehand, and the results stored and used 
whenever and wherever necessary. 
B. Results 
In this section, the proposed methodology will be applied to 
the generation of the POF of the Miller operational amplifier, 
when a resistive-capacitive load is applied. Following step 1, a 
POF with a capacitive load of 1pF was first generated for the 
four objectives (see Section II): dc voltage gain, unity-gain 
frequency, phase margin, and output impedance. 
From the electrical simulation of the 1500 points of the 
POF, the network functions ( )vA s and ( )oZ s
h
 of each design 
point can be easily obtained. And by applying equation (4) to 
each of these points, the hybrid-2 parameters 21′  and 22h′ of the 
1500 points are calculated. These two steps are performed in 
less than 5 minutes. Notice that all the steps performed so far 
are independent of the final load conditions. Therefore, 
although computationally costly, they are performed long 
before the load is known and the other steps have to be 
performed. 
Assume that we need now to generate the POF for a load of 
2pF and 50kΩ. Using the points previously stored, the new 
POF is generated by applying steps 4 and 5 in Section III. 
Figure 5 shows the three projections of the 4-dimensional front. 
The application of these two steps takes only 20 seconds.  
To assess the procedure, the POF was also generated by 
coupling the optimizer with the electrical simulator for this new 
2pF-50kΩ load (that is, not following the transformation 
procedure proposed here). A set of samples of the POF with 
similar quality characteristics is obtained (see Figure 6). 
However, as in the generation of the initial POF, 1 hour and 36 
minutes of CPU are employed instead of the 20 seconds that 
were required by the transformation procedure described here. 
This is an acceptable time in order to incorporate this technique 
into a hierarchical synthesis flow where iterative evaluations of 
circuit performances are necessary. Notice that the POFs in 
Figures 5 and 6 are similar but the samples are different due to 
the finite population size and the stochastic nature of the multi-
objective evolutionary algorithm. When comparing Figure 3 
and Figure 5, it can be observed that the transformation 
procedure implies an important movement of points in the 
design objective space. Density of points in Figure 5 might 
Figure 5. Projections of the POF obtained by the transformation 
procedure for a load of 2pF-50kΩ. 
Figure 6. Projections of the POF generated by the multiobjective 
optimization algorithm for a load of 2pF-50KΩ. 
become smaller because in the transformation some points may 
move to regions that are not of interest (for example, very low 
phase margin or dc gain), or because the transformation 
procedure can move a point to a position in the 
objective/performance space where it becomes dominated by 
other points. Although some points may become dominated 
after the transformation, the procedure guarantees that a point 
of the transformed POF may not originate from a dominated 
point of the initial performance space.  
IV. CONCLUSIONS 
This paper introduces a POF transformation procedure for 
operational amplifiers based on a hybrid-2 parameter 
characterization. This approach enables the efficient and rapid 
generation of POFs to arbitrary interconnection conditions, 
which can be used in hierarchical synthesis based on POFs. 
Future work will address the generation of denser transformed 
POFs by simultaneously considering the POFs generated for 
different load conditions. 
REFERENCES 
[1] H. Chang et al.. A Top-down Constraint-driven Design Methodology for 
Analog Integrated Circuits, Springer, 1996. 
[2] G. Gielen, T. McConaghy, and T. Eeckelaert, “Performance space 
modeling for hierarchical synthesis of analog integrated circuits,” in 
Proceedings of the 42nd Design Automation Conference, pp. 881 – 886, 
Anaheim, California, USA , 2005.  
[3] Reference omitted for blind review. 
[4] T. Eeckelaert, T. McConaghy, and G. Gielen, “Efficient multiobjective 
synthesis of analog circuits using hierarchical pareto-optimal 
performance hypersurfaces,” in Proceedings of the Design Automation 
and Test in Europe Conference (DATE’05), pp. 1-6, Munich, Germany, 
2005.  
[5] G. Stehr, H.E. Graeb, and K.J. Antreich, “Analog performance space 
exploration by normal-boundary intersection and by Fourier–Motzkin 
elimination,” IEEE Trans. on Computer-Aided Design of Integrated 
Circuits and Systems, vol. 26, no. 10, pp. 1733-1748, Oct. 2007. 
[6] T.Eeckelaert, R. Schoofs, M. Steyaert, G. Gielen, and W. Sansen, “A 
continuous-time delta-sigma modulator for 802.11a/b/g WLAN 
implemented with a hierarchical bottom-up optimization methodology,” 
Analog Integrated Circuits and Signal Processing, vol. 55, no. 1, pp. 37-
45, Jan. 2008. 
[7] K. Deb, Multi-objective Optimization Using Evolutionary Algorithms. 
Wiley, 2001. 
[8] B. de Smedt and G. Gielen, “WATSON: Design space boundary 
exploration and model generation for analog and RF IC design,” IEEE 
Trans. on Computer-Aided Design, vol. 22, no. 2, pp. 213-224, Feb. 
2003. 
[9] Reference omitted for blind review. 
[10] K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, 2002. “A fast and 
elitist multi-objective genetic algorithm: NSGA-II,” IEEE Trans. on 
Evolutionary Computation, vol. 6, no. 2, pp. 181-197, April 2002. 
[11] L.O. Chua, C. Desoer, E.S. Kuh, Linear and Non-linear Circuits. 
McGraw-Hill, 1987. 
 
